






FIG. 1





























FIG. 5





FIG. 7







FIG. 8



					, ,					1						
INPUT MUX 0	INPUT MUX 1	MULTMUX 0 MULTMUX 1	MULT 0	MULT 1		DESP/CORR TREE 0	DESP/CORR TREE 1	DESP/CORR TREE 2	DESP/CORR TREE 3		ADDER 0	ADDER 1	ADDER 2	ADDER 3	OUTPUT MUX 0	MUX 1
		MULTMUX 2 MULTMUX 3	MULT 2	MULT 3												OUTPUT MUX 1
- 					1.					j						

FIG. 10

